Introduction
Nanoscale potential fluctuations in semiconductor devices by interface charges and impurity atoms can lead to deteriorating the performance of small devices. Thus, characterization of the electrostatic potential and sub-surface charge distribution in modern Si devices at an atomic scale is an essential issue. While images of individual dopant atoms were demonstrated on ideal, atomically flat Si surfaces by probe microscopy techniques, [1] [2] [3] quantitative measurements of potential profiles on device cross sections are still significant challenges.
In this paper, we investigated variation of contact potential difference (CPD) voltage across p-n junctions on oxygen-passivated Si(110) surfaces by a scanning multi-mode tunneling spectroscopy, which can detect tip-surface force simultaneously with the tunneling current. Here, we develop a scanning tunneling microscope (STM) mode, in which the tip-sample gap is adjusted to reduce short-range interactions by maintaining the tunneling current at a specified bias voltage, thus, improving the sensitivity to electrostatic force. We show that the CPD voltage, derived from force gradient -bias voltage curves, agrees with the expected build-in potential across the p-n junction when the optimal tip-sample gap is maintained. The CPD voltage showed a standard deviation of ~30 mV on atomically flat terraces. Larger fluctuations were observed arising from structural and charge variations on the surface.
Results and Discussion

Principle of CPD measurement in STM mode
For passivated Si surfaces, the applied voltage V 0 is shared between the vacuum gap (V gap ) and the band bending region (V bb ) beneath the surface in the constant tunneling current mode as illustrated in Fig. 1(a) . [4] For the applied voltage V 0 , the electrostatic force gradient between the probe tip and the sample is expressed as: whe e C is the effective tip-sample capacitance, and Z is the tip-sample gap. Since a CPD voltage originates from the r difference in work function of the probe tip ( M φ ) and the Fermi energy of underlying Si (E F ), the minimum of the force gradient occurs when as illu ctive method to onito -n junctions. Figure 2 shows adjustment of the tip-sample gap to enhan e sensitivity to electrostatic force while minimizing sho c rt-range chemical interaction. When the gap maintained a mean tunneling current of 30 pA at a bias voltage of 2.0 V, attractive electrostatic force caused the largest negative shift of the frequency and prevailed over short-range repulsive forces as seen in Fig. 2(a) . At the optimum distance the steepest curvature of the f Δ -V 0 spectrum was observed in Fig. 2(b) , curve 2. At a smaller gap, curve 1, the repulsive forces obstructed the CPD easurements.
CPD measurements on p-n junction cross sections
Samples with p-n junctions were prepare ( )
Ref.
[5] wh the normal CMOS fabrication process described in ere antimony ions were implanted to a peak concentration of ~5x10 19 o C in an ultra-high vacuum (~4×10 -9 Pa) prior to oxidation. To reduce trap density in the oxide, the samples were annealed in a mixture of N 2 : H 2 (95%: 5%) at 450 C and a pressure of ~1 Pa for 30 min. The measurements were done in vacuum at room temperature and the dark conditions. Figs. 3 and 4 , the CPD voltages were measure aces with atomically flat terraces. Figure 5 shows a line profile of CPD voltage measured with a spacing of 2 nm along the atomic terrace on the oxidized Si(111) surface. A small structure of ~4 nm in size is resolved in the CPD profile at ~190 nm. We see in addition to a standard deviation of 30 mV, 'spikes' of ~80 mV and a variation of ~100 mV in the CPD voltage across the atomic step due to dipole moments at the surface steps. [3] These account for scattering of the CPD voltage in the p-n junction region at a position of 20 -140 nm in Fig.4 . Large fluctuations in the CPD value correlate with some surface defects as outlined by circles in Fig.3 , suggesting the effect of variation in gap width and oxide thickness on the effective probe-sample interaction.
Conclusions
demonstrated on cross sections. The observed CPD voltage agrees with the expected build-in potential across the p-n junction. Scattering of the CPD voltage is attributed in part to the effects of the surface morphology. The results show the ability of the CPD measurement for local characterization of small CMOS and nanowires devices.
